JobsZA
Back to Johannesburg jobs
Live · posted 1 weeks agoFull-time

IC Design Engineer (Digital): (Accelerated Global Fellowship)

Coronary Labs LLC

Johannesburg, Gauteng

Salary not listed

Opens the original listing in a new tab. Applying is free. Never pay money to get a job — report anyone who asks.

Job description

IC Design Engineer -Digital (RTL & Microarchitecture) (Accelerated Global Fellowship)

Location: South Africa, Rwanda, Kenya, Nigeria, and Ghana (Onsite and Hybrid)

Duration: 9–12 Months Intensive Training → Direct Transition to Global Contracts

The Opportunity

Join Africa’s first semiconductor firm and bridge the gap between regional talent and Silicon Valley innovation. This is not just a training program; it is a high-octane career accelerator. We are seeking elite engineers to undergo 9 to 12 months of intensive semiconductor design specialisation, preparing you to join advanced integrated circuit (IC) projects for the world’s most demanding tech giants.

Upon successful completion, you will be deployed as a Digital Design Engineer on global contracts, working with cross-functional teams in AI, Automotive, Telecommunications, Healthcare, Agriculture, Industrial Automation and IoT, amongst other industries.

Role Overview

The primary mission of the Digital IC Design Engineer is to bridge the gap between abstract algorithms and physical silicon. You will be responsible for architecting and implementing high-performance, area-efficient, and power-optimised RTL. Your code must not only be "functional" but must be verifiable, synthesizable, and integration-ready for global-scale SOCs.

Technical Core: What you will learn and do

  • Micro-architecture: Spec decomposition, datapath/control design, and pipeline reasoning (stall/flush logic, latency vs. throughput trade-offs).
  • RTL Quality: Mastery of synthesizable SystemVerilog. Focus on parameterisation, clock gating, reset strategies, and clean handshaking (AXI/AHB).
  • Verification-First Design: "Assertions-first" coding using SVA and deep waveform debugging to localize bugs in complex logic.
  • Physical Awareness: RTL-level optimisation for Timing Closure (STA), congestion management, and power (UPF).
  • Tooling: Proficiency in Linux, Git, Tcl scripting, and industry-standard EDA flows (Synopsys/Cadence).

Minimum Qualifications

  • Master’s/PhD in Electrical, Computer, Physics, Chemistry, Mathematics or Materials Engineering.
  • 2+ Years Industry Experience specifically in digital logic design.
  • Scripting Mastery: Proficiency in Tcl (for EDA tool automation) and Python/Perl (for bit-accurate modeling and RTL generation).
  • Mindset: A "Sign-off" mentality—you don't stop when the simulation passes; you stop when the design is robust, documented, and physically viable.

Why Join Us?

  • Silicon Valley Immersion: Direct exposure to the world’s most advanced hardware ecosystems and mentorship from industry veterans.
  • Competitive Compensation: Paid training period with a significant salary progression upon project placement.

Come and join Africa’s first semiconductor company.

Job Types: Full-time, Permanent, Learnership, Graduate

Pay: R120 000,00 - R360 000,00 per year

Work Location: In person

Found on Indeed · Posted 1 weeks ago · Last checked Today

Good to know

How do I apply for this job?

Tap "Apply on Indeed" to open the original listing, where you can read the full description and apply directly. JobsZA never charges you to apply, and you should never pay money to get a job.

Found on Indeed · Posted 1 weeks ago

Similar jobs in Johannesburg

Todayvia Adzuna
Diesel Mechanic

Confidential · Johannesburg, Gauteng

R15K - R15K/mo
Todayvia Adzuna
Accountant

Confidential · Johannesburg, Gauteng

R37.5K - R37.5K/mo
Yesterdayvia Adzuna
IT Business Systems Administrator

Confidential · Johannesburg, Gauteng

R54.2K - R54.2K/mo
Yesterdayvia Adzuna
Group Accountant

Confidential · Johannesburg, Gauteng

R54.2K - R54.2K/mo

Get jobs on WhatsApp (free)

New jobs every morning. No spam.

Follow on WhatsApp